Implementation of silicon-quantum-dots (Si-QDs) as a floating gate in metal-oxide-semiconductor field-effect transistors (MOSFETs) has received increasing attention because of its potential advantage for multivalued memories operating reliably even at room temperature and above [1] [2] [3] .
Implementation of silicon-quantum-dots (Si-QDs) as a floating gate in metal-oxide-semiconductor field-effect transistors (MOSFETs) has received increasing attention because of its potential advantage for multivalued memories operating reliably even at room temperature and above [1] [2] [3] .
In this work, we focused on electron storage in Si-QDs stack structures and studied electron charging, discharging and retention characteristics of the stack structures as floating gate in MOS capacitors in comparison to those of a single Si-QDs floating gate.
Experimental
Hemispherical and single-crystalline Si-QDs were selfassembled on 2.8nm-thick SiO 2 layer by controlling the early stages of LPCVD of pure SiH 4 at 570°C under a pressure of 0.2 Torr [4, 5] . The surface of the first Si-QDs layer was oxidized at 850°C in Dry O 2 to be uniformly covered with ~1nm-thick SiO 2 . Double-stacked or triple-stacked structures consisting of Si-QDs and ~1nm-thick SiO 2 were also fabricated by repeating the formation of Si-QDs and their surface oxidation. The average dot height and the total dot density for each single Si-QDs layer evaluated by atomic force microscopy (AFM) were ~6.0nm and 1.6x10 11 cm -2 , respectively. To form a 7.5nm-thick control oxide conformally on the Si-QDs layer(s), a 3.3nm-thick amorphous Si layer was first grown over the 1nm-thich SiO 2 layer on dots by LPCVD of 10% Si 2 H 6 diluted with He at 440°C, and fully oxidized in dry O 2 at 1000°C and Al gates were fabricated. Finally, the MOS capacitors were annealed in H 2 at 400°C.
Results and Discussion
The capacitance-voltage (C-V) curves of Si-QDs floating gate MOS capacitors show hysteresis characteristics being attributable to charging and discharging of Si-QDs floating gates as shown in Fig. 1 . In contrast, no hysteresis was observable in the C-V curve of the MOS capacitor fabricated without the dot formation and the flat band voltage was quite reasonable. In each case with the Si-QDs floating gate, when the gate voltage was swept from +2V toward the negative bias side, the positive flat-band voltage shift were first measured until the capacitance peak appears around the flat-band condition and then ∆Vfb became negative reflecting the hole injection presumably to the floating gate. As for positive ∆Vfb measured firstly, the increase of ∆Vfb becomes small with an increase of the number of dot stack, which suggests that the Coulomb interaction among the neighboring charged Si-QDs becomes significant with increasing total number of dots. From the observed reduction in the accumulation capacitance with increasing number of dot stack, each Si-QDs layer was estimated to be equivalent to 4nm-thick single Si layer, reasonably. Notice that, in the negative bias region beyond the flat-band condition, the slop becomes small with increasing number of dot stack although the C-V curves show no hysteresis. This indicates that numbers of holes can injection to the SiQDs floating gate but can not retain stably in the SiQDs floating gate, presumably because holes generated in the Si-QDs by the emission of valence electrons from the Si-QDs can smoothly recombine with electrons tunneling through the 2.8nm-thick bottom SiO 2 in sweeping the gate voltage toward the positive bias side.
Retention characteristics of charged and discharged states were evaluated after fully electron charged at +3V and discharged at -3V. Figure 2 shows the results for the case with the triple-stack Si-QDs floating gate. The temporal changes in flat-band voltage at +0.2 and +0.8V show that charged and discharged states are stably obtained after just a lapse of 500s, respectively, because of Figure 3 summarize the flat-band voltage shifts after a lapse of 500 or 1000s since the triple-stack Si-QDs floating gate was fully charged or discharged as a function of the gate voltage. In the depletion region, especially in the range from -0.2 to -0.4V, a relatively long retention for both charged and discharged states was obtainable. To compare the retention characteristics of the single, double-stack and triple-stack Si-QDs floating gates, we defined ∆V FB as the difference in the flat-band voltage shift between the two states as seen in the gate voltage range from -0.8 to 0.2V of Fig. 4 as ∆V FB and plotted the ratio of ∆V FB after a lapse of 1000s to initial value (∆V FB0 ) as a function of the gate voltage as indicated in Fig. 4 . Obviously, the charge retention was improved by increasing number of dot stack, suggesting that the electron tunneling between different energy states among neighboring SiQDs plays a role in progress of charging and discharging for the stacked dots floating gate.
Conclusions
For MOS capacitors with the Si-QDs floating gates, the hole injection to Si-QDs was observed in the negative bias region beyond the flat-band condition accompanied with no C-V hysteresis and symmetric I-V characteristics. This suggests that holes generated in Si-QDs can smoothly recombine with electrons tunneling through the 2.8nm-thick bottom SiO 2 . In addition, the retention characteristics are improved by the use of stacked SiQDs floating gates in MOS capacitors. It is likely that the electron tunneling between different energy states among neighboring SiQDs involves the improvement of retention characteristics.
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